This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.





UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virignia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/060,454	01/30/2002	Srikanth R. Muroor	01-B-079	6611
7590 06/30/2004			EXAMINER	
Lisa K. Jorgenson, Esq.			CLEARY, THOMAS J	
STMicroelectronics, Inc. 1310 Electronics Drive			ART UNIT	PAPER NUMBER
Carrollton, TX 75006			2111	

DATE MAILED: 06/30/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/060,454	MUROOR, SRIKANTH R.				
Office Action Summary	Examiner	Art Unit				
	Thomas J. Cleary	2111				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on	<u>_</u> .					
· · · · · · · · · · · · · · · · · · ·						
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.				
Disposition of Claims						
4)⊠ Claim(s) <u>1-20</u> is/are pending in the application.	,					
	4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-20</u> is/are rejected.	6)⊠ Claim(s) <u>1-20</u> is/are rejected.					
7)⊠ Claim(s) <u>20</u> is/are objected to.	la etia a requirement					
8) Claim(s) are subject to restriction and/o	r election requirement.					
Application Papers						
9) The specification is objected to by the Examine	er.					
10)⊠ The drawing(s) filed on <u>30 January 2002</u> is/are: a)□ accepted or b)⊠ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document	s have been received.					
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
* See the attached detailed Office action for a list	of the certified copies not receive	eu.				
Attachment(s)						
1) Notice of References Cited (PTO-892)	4) Interview Summar					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	Paper No(s)/Mail I 5) Notice of Informal 6) Other:	Date Patent Application (PTO-152)				

Art Unit: 2111

DETAILED ACTION

Claim Rejections - 35 USC § 112

- 1. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 2. Claim 17 recites the limitation "plurality of bus devices" in Line 7. There is insufficient antecedent basis for this limitation in the claim.
- 3. Claim 20 recites the limitation "the shared bus system" in Line 1. There is insufficient antecedent basis for this limitation in the claim. Claim 19, from which Claim 20 depends, is a method for use in a shared bus system.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Art Unit: 2111

5. Claim 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 15, 16, 17, 18, 19, and 20 are rejected under 35 U.S.C. 102(b) as being anticipated by US Patent Number 6,163,850 to Wood et al. ("Wood").

- 6. In reference to Claim 1, Wood teaches a shared bus system comprising a plurality of bus devices capable of requesting access to a shared bus (See Figure 1: Column 1 Lines 9-14; and Column 2 Lines 6-15), a bus arbitrator operable to slowly activate and rapidly de-activate tristate line drivers coupled to said shared bus (See Figure 3B and Column 2 Lines 6-15), said bus arbitrator comprising: an input interface capable of receiving an Enable clock drive signal, which is equivalent to a first bus access request signal, from a first of said plurality of bus devices (See Figure 3B); a delay circuit capable of receiving said first bus access request signal from said input interface and generating therefrom a time-delayed first bus access request signal (See Figure 3B Numbers 62 and Column 3 Lines 43-52); and a comparator circuit capable of receiving said first bus access request signal from said input interface and said timedelayed first bus access request signal from said delay circuit and generating a line driver enable signal only if both of said first bus access request signal and said timedelayed first bus access request signal are enabled (See Figure 3B Number 60 and Column 3 Lines 43-52).
- 7. In reference to Claim 2, Wood teaches the limitations as applied to Claim 1 above. Because Wood teaches using an AND gate as the comparator circuit for

Art Unit: 2111

comparing the first bus access request signal and the delayed first bus access request signal, the line driver enable signal, which is the output of the AND gate, will inherently be disabled if either of the first bus access request signal or the delayed first bus access request signal is disabled, since the output of an AND gate is only enabled when both of its inputs are enabled (See Figure 3B Number 60 and Column 3 Lines 43-52).

- 8. In reference to Claim 3, Wood teaches the limitations as applied to Claim 2 above. The time delay of the delay circuit is equal to the time required for the signal to propagate through the flip-flops comprising the delay circuit, which is inherently much greater than the maximum de-activation delay period, which is equivalent to the switching time of the AND gate.
- 9. In reference to Claim 4, Wood teaches the limitations as applied to Claim 3 above. Wood further teaches that said comparator circuit comprises an AND gate having a first input for receiving said first bus access request and a second input for receiving said time-delayed first bus access request signal (See Figure 3B Number 60 and Column 3 Lines 43-52).
- 10. In reference to Claims 7 and 8, Wood teaches the limitations as applied to Claim 3 above. Wood further teaches that said delay circuit is a synchronous delay circuit comprising a flip-flop having an input capable of receiving said first bus access request signal from said input interface and an output coupled to said comparator circuit that

Art Unit: 2111

generates said time-delayed first bus access request signal (See Figure 3B Number 62; Column 3 Lines 43-52; and Column 4 Lines 18-20).

11. In reference to Claim 9, Wood teaches a shared bus system (See Column 1 Lines 9-14) comprising: N bus devices capable of requesting access to a shared bus (See Figure 1 and Column 2 Lines 6-15); M tristate line drivers (See Figures 1, 2, and 3B Number 20), each of said M tristate line drivers having an input for receiving a logic bit from one of said N bus devices and an output for outputting said received logic bit to said shared bus (See Figure 3B), wherein said each tristate line driver outputs said received logic bit when a line driver enable signal associated with said each tristate line driver is enabled and an output of said each tristate line driver is put into a highimpedance state when said line driver enable signal is disabled (See Column 2 Lines 6-15); and a bus arbitrator operable to slowly activate and rapidly de-activate said M tristate line drivers (See Figure 3B and Column 2 Lines 6-15), said bus arbitrator comprising: an input interface capable of receiving an Enable clock drive signal, which is equivalent to a first bus access request signal, from a first of said N bus devices (See Figure 3B); a delay circuit capable of receiving said first bus access request signal from said input interface and generating therefrom a time-delayed first bus access request signal (See Figure 3B Numbers 62 and Column 3 Lines 43-52); and a comparator circuit capable of receiving said first bus access request signal from said input interface and said time-delayed first bus access request signal from said delay circuit and generating a line driver enable signal only if both of said first bus access request signal and said

Art Unit: 2111

time-delayed first bus access request signal are enabled (See Figure 3B Number 60 and Column 3 Lines 43-52).

Page 6

- 12. In reference to Claim 10, Wood teaches the limitations as applied to Claim 9 above. Because Wood teaches using an AND gate as the comparator circuit for comparing the first bus access request signal and the delayed first bus access request signal, the line driver enable signal, which is the output of the AND gate, will inherently be disabled if either of the first bus access request signal or the delayed first bus access request signal is disabled, since the output of an AND gate is only enabled when both of its inputs are enabled (See Figure 3B Number 60 and Column 3 Lines 43-52).
- 13. In reference to Claim 11, Wood teaches the limitations as applied to Claim 10 above. The time delay of the delay circuit is equal to the time required for the signal to propagate through the flip-flops comprising the delay circuit, which is inherently much greater than the maximum de-activation delay period, which is equivalent to the switching time of the AND gate.
- 14. In reference to Claim 12, Wood teaches the limitations as applied to Claim 11 above. Wood further teaches that said comparator circuit comprises an AND gate having a first input for receiving said first bus access request and a second input for receiving said time-delayed first bus access request signal (See Figure 3B Number 60 and Column 3 Lines 43-52).

Art Unit: 2111

15. In reference to Claims 15 and 16, Wood teaches the limitations as applied to Claim 11 above. Wood further teaches that said delay circuit is a synchronous delay circuit comprising a flip-flop having an input capable of receiving said first bus access request signal from said input interface and an output coupled to said comparator circuit that generates said time-delayed first bus access request signal (See Figure 3B Number 62; Column 3 Lines 43-52; and Column 4 Lines 18-20).

Page 7

16. In reference to Claim 17, Wood teaches a method for slowly activating and rapidly de-activating a plurality of tristate line drivers coupled between the shared bus and the N bus devices (See Figures 1, 2, and 3B Number 20; Column 1 Lines 9-14; and Column 2 Lines 6-15), the method comprising the steps of: receiving an Enable_clock_drive signal, which is equivalent to a first bus access request signal, from a first of the plurality of bus devices (See Figure 3B); generating from the first bus access request signal a time-delayed first bus access request signal (See Figure 3B Numbers 62 and Column 3 Lines 43-52); and comparing in a comparator circuit the first bus access request signal and the time-delayed first bus access request signal and generating a line driver enable signal only if both of the first bus access request signal and the time-delayed first bus access request signal are enabled (See Figure 3B Number 60 and Column 3 Lines 43-52).

Art Unit: 2111

17. In reference to Claim 18, Wood teaches the limitations as applied to Claim 17 above. Because Wood teaches using an AND gate as the comparator circuit for comparing the first bus access request signal and the delayed first bus access request signal, the line driver enable signal, which is the output of the AND gate, will inherently be disabled if either of the first bus access request signal or the delayed first bus access request signal is disabled, since the output of an AND gate is only enabled when both of its inputs are enabled (See Figure 3B Number 60 and Column 3 Lines 43-52).

Page 8

- 18. In reference to Claim 19, Wood teaches the limitations as applied to Claim 18 above. The time delay of the delay circuit is equal to the time required for the signal to propagate through the flip-flops comprising the delay circuit, which is inherently much greater than the maximum de-activation delay period, which is equivalent to the switching time of the AND gate.
- 19. In reference to Claim 20, Wood teaches the limitations as applied to Claim 19 above. Wood further teaches that said comparator circuit comprises an AND gate having a first input for receiving said first bus access request and a second input for receiving said time-delayed first bus access request signal (See Figure 3B Number 60 and Column 3 Lines 43-52).

Claim Rejections - 35 USC § 103

Art Unit: 2111

20. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 21. Claims 5, 6, 13, and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wood as applied to Claims 3 and 11 above, and further in view of US Patent Number 5,306,963 to Leak et al. ("Leak").
- 22. In reference to Claims 5 and 6, Wood teaches the limitations as applied to Claim 3 above. Wood does not teach that the delay circuit is an asynchronous delay circuit comprising an even number of inverters connected in series, wherein a first of said even number of inverters receives said first bus access request signal from said input interface and a last of said even number of inverters generates said time-delayed first bus access request signal. Leak teaches an asynchronous delay chain comprising an even number of inverters wherein the first inverter in the chain receives a signal at its input and the last inverter in the chain generates a time-delayed version of the input signal (See Figure 1 and Column 4 Lines 3-37).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Wood using the delay chain of Leak, resulting in the inventions of Claims 5 and 6, because a delay chain is simpler to construct than a flip-flop; a delay chain does not require a clock signal; and the

Art Unit: 2111

switching time of an inverter in a delay chain is faster than the clock signal used by a flip-flop, thus providing a higher resolution when setting the delay time. Further, the delay chain of Leak is used for an equivalent purpose as the flip-flop delay circuit of Wood, namely providing a signal to one input of a comparison circuit and providing a delayed version of said signal to the other input of said comparison circuit (See Figure 1 and Column 4 Lines 3-55 of Leak; and Figure 3B and Column 3 Lines 43-52 of Wood).

23. In reference to Claims 13 and 14, Wood teaches the limitations as applied to Claim 11 above. Wood does not teach that the delay circuit is an asynchronous delay circuit comprising an even number of inverters connected in series, wherein a first of said even number of inverters receives said first bus access request signal from said input interface and a last of said even number of inverters generates said time-delayed first bus access request signal. Leak teaches an asynchronous delay chain comprising an even number of inverters wherein the first inverter in the chain receives a signal at its input and the last inverter in the chain generates a time-delayed version of the input signal (See Figure 1 and Column 4 Lines 3-37).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Wood using the delay chain of Leak, resulting in the inventions of Claims 13 and 14, because a delay chain is simpler to construct than a flip-flop; a delay chain does not require a clock signal; and the switching time of an inverter in a delay chain is faster than the clock signal used by a flip-flop, thus providing a higher resolution when setting the delay time. Further, the

Art Unit: 2111

delay chain of Leak is used for an equivalent purpose as the flip-flop delay circuit of Wood, namely providing a signal to one input of a comparison circuit and providing a delayed version of said signal to the other input of said comparison circuit (See Figure 1 and Column 4 Lines 3-55 of Leak; and Figure 3B and Column 3 Lines 43-52 of Wood).

Claim Objections

24. Claim 20 is objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim. Applicant is required to cancel the claim(s), or amend the claim(s) to place the claim(s) in proper dependent form, or rewrite the claim(s) in independent form. Claim 20, which is directed to a shared bus system, is dependent upon Claim 19, which is directed to a method for use in a shared bus system.

Drawings

25. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference character(s) not mentioned in the description: Figure 4 Number 431 and Figure 6 Number 605. Corrected drawing sheets, or amendment to the specification to add the reference character(s) in the description, are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures

Art Unit: 2111

appearing on the immediate prior version of the sheet, even if only one figure is being amended. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the Examiner, the Applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

- 26. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they do not include the following reference character(s) mentioned in the description: Number 31 on Page 13 Line 4. Corrected drawing sheets are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the Examiner, the Applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.
- 27. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(4) because reference character "610" has been used to designate both the entire bus arbitrator and an AND gate that is part of the bus arbitrator. Corrected drawing sheets

Art Unit: 2111

are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the Examiner, the Applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Conclusion

28. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. US Patent Number 4,843,596 to Miyatake et al. ("Miyatake"), US Patent Number 5,319,768 to Rastegar ("Rastegar"), and US Patent Application Number 2003/0085734 to Nguyen ("Nguyen") teach that the use of inverters in series as a delay chain is well known in the art (See Figure 5 and Column 1 Line 62 – Column 2 Line 2; Figure 2 Number 66 and Column 4 Lines 65-68 of Rastegar; and Figure 5A and Page 3 Paragraph 51 of Nguyen).

Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Thomas J. Cleary whose telephone number is 703-305-

Art Unit: 2111

5824. The Examiner can normally be reached on Monday-Thursday (7-4), Alt. Fridays (7-3).

Page 14

SUPERVISORY PATENT EXAMINER TECHNOLOGY OFFITER 2300

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Mark H. Rinehart can be reached on 703-305-4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TJC

Thomas J. Cleary

Patent Examiner

Art Unit 2111